Design and implementation of modulator ASIC for CDMA WLL system

J. Lee, Y. Jeong, K. Ha
{"title":"Design and implementation of modulator ASIC for CDMA WLL system","authors":"J. Lee, Y. Jeong, K. Ha","doi":"10.1109/ICPWC.1997.655546","DOIUrl":null,"url":null,"abstract":"We present the design and implementation of modulator ASIC in a direct sequence code division multiple access (DS-CDMA) wireless local loop (WLL) system. The WLL system consists of two links: one is a forward link (fixed station-mobile); the other is a reverse link (mobile-fixed station). We only consider the issues of the ASIC design and implementation in the forward link. We present an efficient structure of the forward link in the WLL system. According to the proposed structure, the modulator ASIC is composed of two channels which perform channel coding, block interleaving and spreading, and with four baseband filters. The ASIC is fabricated using a 0.6 /spl mu/m CMOS process with 40 k gates and was successfully tested on a WLL test-bed system.","PeriodicalId":166667,"journal":{"name":"1997 IEEE International Conference on Personal Wireless Communications (Cat. No.97TH8338)","volume":"88 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1997-12-17","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"1997 IEEE International Conference on Personal Wireless Communications (Cat. No.97TH8338)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICPWC.1997.655546","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

We present the design and implementation of modulator ASIC in a direct sequence code division multiple access (DS-CDMA) wireless local loop (WLL) system. The WLL system consists of two links: one is a forward link (fixed station-mobile); the other is a reverse link (mobile-fixed station). We only consider the issues of the ASIC design and implementation in the forward link. We present an efficient structure of the forward link in the WLL system. According to the proposed structure, the modulator ASIC is composed of two channels which perform channel coding, block interleaving and spreading, and with four baseband filters. The ASIC is fabricated using a 0.6 /spl mu/m CMOS process with 40 k gates and was successfully tested on a WLL test-bed system.
CDMA WLL系统调制器专用集成电路的设计与实现
介绍了直接顺序码分多址(DS-CDMA)无线本地环路(WLL)系统中调制器ASIC的设计与实现。WLL系统由两条链路组成:一条是前向链路(固定台-移动);另一种是反向链接(移动-固定站)。我们只考虑ASIC设计和实现的问题。提出了一种有效的WLL系统前向链路结构。根据所提出的结构,调制器ASIC由两个执行信道编码、块交错和扩展的通道组成,并带有四个基带滤波器。ASIC采用0.6 /spl mu/m CMOS工艺和40 k栅极制造,并在WLL测试平台系统上成功测试。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信