Charge loss associated with program disturb stresses in EPROMs

Abstract

Program disturb or V/sub t/ shifts due to bit line stress for EPROMs continues to be a major reliability issue among semiconductor manufacturers, but very little information exists on these mechanisms. It is shown that program disturb is a defect mechanism, and the effects of voltage and temperature are studied. The impact on programming and extended read cycles is also evaluated.<>