Geometric models of complex layout objects of microelectronic systems in advanced information technologies

Abstract

The work is devoted to the improvement of methods for designing the LSI layout in conditions of design rules uncertainty using layout compaction algorithms based on the virtual coordinate grid. The result is a layout model of the transistor and its geometric description that reduces the complexity of layout compaction algorithms based on a virtual coordinate grid.