Board parasitic integration in the PCB verification process

Abstract

In this paper we investigate computer based methods for parasitic extraction in printed circuit board designs. We developed an automated flow for annotating functional designs without affecting design integrity.