A test structure set for on-wafer 3D-TRL calibration

Abstract

This paper presents a new test structure set for on-wafer 3D-TRL calibration. It permits to define the reference plane below the Back-End-of-Line on Metal 1 level. Only one additional test structure is necessary to account for the coupling between input and output ports. Measurement accuracy below 1fF has been achieved.