Hardware emulation board based on FPGAs and programmable interconnections

W. Y. Lo, O. Choy, C. Chan
{"title":"Hardware emulation board based on FPGAs and programmable interconnections","authors":"W. Y. Lo, O. Choy, C. Chan","doi":"10.1109/IWRSP.1994.315903","DOIUrl":null,"url":null,"abstract":"Describes a hardware emulation board based on field programmable gate arrays (FPGAs) and programmable interconnect switches to overcome the limitations of traditional verifications for ASIC designs. Both hardwired buses and programmable buses, via switches, contribute to the interconnection between the FPGAs. With a microprocessor and two EPROMs, the board is designed so that the microprocessor itself can be a part of emulation, in addition to downloading configuration data and testing. Finally presented is the software tool tailored to this board. It automatically partitions the design among multiple FPGAs, programs the switches and facilitates the design and verification process.<<ETX>>","PeriodicalId":261113,"journal":{"name":"Proceedings of IEEE 5th International Workshop on Rapid System Prototyping","volume":"20 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1994-06-21","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"8","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of IEEE 5th International Workshop on Rapid System Prototyping","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IWRSP.1994.315903","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 8

Abstract

Describes a hardware emulation board based on field programmable gate arrays (FPGAs) and programmable interconnect switches to overcome the limitations of traditional verifications for ASIC designs. Both hardwired buses and programmable buses, via switches, contribute to the interconnection between the FPGAs. With a microprocessor and two EPROMs, the board is designed so that the microprocessor itself can be a part of emulation, in addition to downloading configuration data and testing. Finally presented is the software tool tailored to this board. It automatically partitions the design among multiple FPGAs, programs the switches and facilitates the design and verification process.<>
基于fpga和可编程互连的硬件仿真板
介绍了一种基于现场可编程门阵列(fpga)和可编程互连开关的硬件仿真板,克服了传统ASIC设计验证的局限性。硬连线总线和可编程总线,通过开关,有助于fpga之间的互连。该板采用一个微处理器和两个eprom,除了下载配置数据和测试外,微处理器本身也可以作为仿真的一部分。最后给出了为该板量身定制的软件工具。它自动将设计划分到多个fpga之间,对开关进行编程,方便了设计和验证过程。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信