Failure Mechanism of Metal-Polysilicon-Doped Silicon Butting Contacts

A. Mohsen, T. F. Retajczyk, S. Haszko
{"title":"Failure Mechanism of Metal-Polysilicon-Doped Silicon Butting Contacts","authors":"A. Mohsen, T. F. Retajczyk, S. Haszko","doi":"10.1109/IRPS.1975.362687","DOIUrl":null,"url":null,"abstract":"The metal-polysilicon-doped silicon butting contact is presently widely used in MOS silicon gate integrated circuits because it occupies minimum area on the chip and does not require additional photolithography. A possible failure mechanism of this contact with self-aligned, ion-implanted sources and drains has been observed. Recent data obtained on processes used to fabricate two-phase, two-level polysilicon CCDs are presented. Results show that oxide etching under the edges of the polysilicon gate during contact window definition can lead to excessive leakage due to metal-to-substrate shorts at the metal-polysilicon-doped silicon butting contact.","PeriodicalId":369161,"journal":{"name":"13th International Reliability Physics Symposium","volume":"56 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1975-04-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"13th International Reliability Physics Symposium","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IRPS.1975.362687","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

The metal-polysilicon-doped silicon butting contact is presently widely used in MOS silicon gate integrated circuits because it occupies minimum area on the chip and does not require additional photolithography. A possible failure mechanism of this contact with self-aligned, ion-implanted sources and drains has been observed. Recent data obtained on processes used to fabricate two-phase, two-level polysilicon CCDs are presented. Results show that oxide etching under the edges of the polysilicon gate during contact window definition can lead to excessive leakage due to metal-to-substrate shorts at the metal-polysilicon-doped silicon butting contact.
金属-多晶硅掺杂硅对接触头失效机理
金属-多晶硅掺杂硅对接触点由于其在芯片上占用的面积最小且不需要额外的光刻,目前在MOS硅门集成电路中得到了广泛的应用。已经观察到这种与自对准离子注入源和漏接触的可能失效机制。介绍了制备两相、两能级多晶硅ccd的最新数据。结果表明,在接触窗口定义期间,多晶硅栅极边缘下的氧化物蚀刻会导致金属-多晶硅掺杂硅对接接触处的金属-衬底短路,从而导致过量泄漏。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信