Duty compensated reduced harmonic control for a single-phase H-bridge PFC converter

U. Sankar, Ayan Mallik, A. Khaligh
{"title":"Duty compensated reduced harmonic control for a single-phase H-bridge PFC converter","authors":"U. Sankar, Ayan Mallik, A. Khaligh","doi":"10.1109/APEC.2018.8341291","DOIUrl":null,"url":null,"abstract":"A power factor correction (PFC) circuit is an essential requirement for AC-DC conversion to meet the strict grid quality standards. High efficiency and increased power density requirements have driven the industry towards bridgeless PFC circuits as a viable solution for front end rectification. Inherent electro magnetic interference (EMI) issues of an H-Bridge PFC topology has hindered the adaptation of this circuit. In this paper, a duty compensation method is proposed to reduce the harmonic content generated by switch node of an H-Bridge topology. The proposed control technique reduces the generated harmonics without addition of any hardware components helping to meet high power density requirements. A 1kW SiC-based laboratory prototype is designed to verify the proposed control technique. The experimental results show that an input power factor of 0.99 with a conversion efficiency of 96.5% and total harmonic distortion (THD) of 2.05 % can be achieved.","PeriodicalId":113756,"journal":{"name":"2018 IEEE Applied Power Electronics Conference and Exposition (APEC)","volume":"107 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2018-04-18","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"6","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2018 IEEE Applied Power Electronics Conference and Exposition (APEC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/APEC.2018.8341291","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 6

Abstract

A power factor correction (PFC) circuit is an essential requirement for AC-DC conversion to meet the strict grid quality standards. High efficiency and increased power density requirements have driven the industry towards bridgeless PFC circuits as a viable solution for front end rectification. Inherent electro magnetic interference (EMI) issues of an H-Bridge PFC topology has hindered the adaptation of this circuit. In this paper, a duty compensation method is proposed to reduce the harmonic content generated by switch node of an H-Bridge topology. The proposed control technique reduces the generated harmonics without addition of any hardware components helping to meet high power density requirements. A 1kW SiC-based laboratory prototype is designed to verify the proposed control technique. The experimental results show that an input power factor of 0.99 with a conversion efficiency of 96.5% and total harmonic distortion (THD) of 2.05 % can be achieved.
单相h桥PFC变换器的占空补偿降谐波控制
功率因数校正(PFC)电路是满足严格的电网质量标准的交直流转换的基本要求。高效率和更高的功率密度要求推动了业界将无桥PFC电路作为前端整流的可行解决方案。固有的电磁干扰(EMI)问题阻碍了h桥PFC拓扑的适应。本文提出了一种减少h桥拓扑中开关节点谐波含量的占空补偿方法。所提出的控制技术在不增加任何硬件组件的情况下减少了产生的谐波,有助于满足高功率密度的要求。设计了一个1kW基于sic的实验室原型来验证所提出的控制技术。实验结果表明,输入功率因数为0.99,转换效率为96.5%,总谐波失真(THD)为2.05%。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信