Linear mode CMOS compatible p-n junction avalanche photodiode with operating voltage below 9V

Abstract

This paper reports linear-mode p-n junction silicon avalanche photodiodes (APD) fabricated in 1 μm standard CMOS process. Measured mean gain of ~50 was obtained at a sufficiently low operating voltage of 8.7 V.