Durand Jarrett-Amor, Kunal Yadav, D. Zhang, Bangda Yang, Sadegh Jalali, A. C. Carusone
{"title":"A 32 Gb/s, 0.42 pJ/bit Passive Hybrid Simultaneous Bidirectional Transceiver for Die-to-Die Links","authors":"Durand Jarrett-Amor, Kunal Yadav, D. Zhang, Bangda Yang, Sadegh Jalali, A. C. Carusone","doi":"10.1109/ISCAS46773.2023.10181991","DOIUrl":null,"url":null,"abstract":"This paper presents a single-ended, passive hybrid for a simultaneous bidirectional (SBD) die-to-die link. It provides a signal-to-interference ratio better than 20 dB at 10 GHz while consuming only 3.72% of the total power and is used in a split-termination SBD transceiver (TRX) with a transimpedance amplifier (TIA) as a driver, which improves signal integrity by minimizing signal reflections. Extracted simulations of the TRX in 16nm CMOS over a 5 mm die-to-die link demonstrate error-free communication at 32 Gbps (16 Gbps + 16 Gbps) with a power efficiency of 0.42 pJ/bit on a 0.9 V. supply.","PeriodicalId":177320,"journal":{"name":"2023 IEEE International Symposium on Circuits and Systems (ISCAS)","volume":"54 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2023-05-21","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2023 IEEE International Symposium on Circuits and Systems (ISCAS)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISCAS46773.2023.10181991","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0
Abstract
This paper presents a single-ended, passive hybrid for a simultaneous bidirectional (SBD) die-to-die link. It provides a signal-to-interference ratio better than 20 dB at 10 GHz while consuming only 3.72% of the total power and is used in a split-termination SBD transceiver (TRX) with a transimpedance amplifier (TIA) as a driver, which improves signal integrity by minimizing signal reflections. Extracted simulations of the TRX in 16nm CMOS over a 5 mm die-to-die link demonstrate error-free communication at 32 Gbps (16 Gbps + 16 Gbps) with a power efficiency of 0.42 pJ/bit on a 0.9 V. supply.