Applying cycle-based simulation technique to VITAL as a VHDL gate level standard

Abstract

Simulation engines are a major part of automatic hardware design process. On the other hand the size and complexity of designs and limitation of the speed of simulation engines leads to the advanced concepts in simulation acceleration and verification. In this paper we introduce an implementation of VITAL cycle-based simulator that uses potential abilities of VITAL standard for fast VHDL gate level simulation.