A systolic integrated circuit integer divider

J. Eldon
{"title":"A systolic integrated circuit integer divider","authors":"J. Eldon","doi":"10.1109/ARRAYS.1988.18095","DOIUrl":null,"url":null,"abstract":"The TMC3211 CMOS-integrated circuit integer divider, which offers a low-power, high-speed, cost-effective solution to the division problem, is presented. Operating on 32-bit dividends and 16-bit divisors and returning 32-bit quotients at 25 million operations per second, the TMC3211 is implemented as a one-dimensional systolic array of 16 identical two-block arithmetic cells, each of which accepts the next two bits of the dividend and generates the next two bits of the quotient, while passing its remainder and the original divisor to the next cell in the series.<<ETX>>","PeriodicalId":339807,"journal":{"name":"[1988] Proceedings. International Conference on Systolic Arrays","volume":"51 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1988-05-25","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"[1988] Proceedings. International Conference on Systolic Arrays","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ARRAYS.1988.18095","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 2

Abstract

The TMC3211 CMOS-integrated circuit integer divider, which offers a low-power, high-speed, cost-effective solution to the division problem, is presented. Operating on 32-bit dividends and 16-bit divisors and returning 32-bit quotients at 25 million operations per second, the TMC3211 is implemented as a one-dimensional systolic array of 16 identical two-block arithmetic cells, each of which accepts the next two bits of the dividend and generates the next two bits of the quotient, while passing its remainder and the original divisor to the next cell in the series.<>
一种收缩式集成电路整数除法器
提出了一种低功耗、高速、高性价比的整数除法器TMC3211 cmos集成电路。TMC3211以每秒2500万次运算的速度处理32位的股利和16位的除数,并返回32位的商。TMC3211被实现为由16个相同的两块算术单元组成的一维收缩数组,每个单元接受股利的下两位并生成商的下两位,同时将其余数和原始除数传递给序列中的下一个单元。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信