Amit Bhatia, Josh Robinson, Joseph M. Carmack, Scott Kuzdeba
{"title":"FPGA Implementation of Radio Frequency Neural Networks","authors":"Amit Bhatia, Josh Robinson, Joseph M. Carmack, Scott Kuzdeba","doi":"10.1109/CCWC54503.2022.9720784","DOIUrl":null,"url":null,"abstract":"Recent advances in Neural Network (NN) models for the Radio Frequency (RF) domain have made them a dominant force in realizing robust architectures that generalize well to novel operating conditions. While the performance of NN models when running on a Graphics Processing Unit (GPU) are generally very good, many applications require lower latency and higher throughput to be edge deployable. We have recently developed physics-driven NN models to perform Digital Signal Processing (DSP) functions for a Long Term Evolution (LTE) receiver application, demonstrating equal or better performance than their DSP equivalents. This paper discusses moving some of these NN models to Field Programmable Gate Array (FPGA) to tackle the latency and throughput goals and evaluate the performance at different quantization levels. We compare the FPGA performance results at different quantization levels with their GPU performance counterpart and discuss the path forward towards an RF edge solution.","PeriodicalId":101590,"journal":{"name":"2022 IEEE 12th Annual Computing and Communication Workshop and Conference (CCWC)","volume":"44 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2022-01-26","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2022 IEEE 12th Annual Computing and Communication Workshop and Conference (CCWC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/CCWC54503.2022.9720784","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1
Abstract
Recent advances in Neural Network (NN) models for the Radio Frequency (RF) domain have made them a dominant force in realizing robust architectures that generalize well to novel operating conditions. While the performance of NN models when running on a Graphics Processing Unit (GPU) are generally very good, many applications require lower latency and higher throughput to be edge deployable. We have recently developed physics-driven NN models to perform Digital Signal Processing (DSP) functions for a Long Term Evolution (LTE) receiver application, demonstrating equal or better performance than their DSP equivalents. This paper discusses moving some of these NN models to Field Programmable Gate Array (FPGA) to tackle the latency and throughput goals and evaluate the performance at different quantization levels. We compare the FPGA performance results at different quantization levels with their GPU performance counterpart and discuss the path forward towards an RF edge solution.