FPGA Implementation of Radio Frequency Neural Networks

Amit Bhatia, Josh Robinson, Joseph M. Carmack, Scott Kuzdeba
{"title":"FPGA Implementation of Radio Frequency Neural Networks","authors":"Amit Bhatia, Josh Robinson, Joseph M. Carmack, Scott Kuzdeba","doi":"10.1109/CCWC54503.2022.9720784","DOIUrl":null,"url":null,"abstract":"Recent advances in Neural Network (NN) models for the Radio Frequency (RF) domain have made them a dominant force in realizing robust architectures that generalize well to novel operating conditions. While the performance of NN models when running on a Graphics Processing Unit (GPU) are generally very good, many applications require lower latency and higher throughput to be edge deployable. We have recently developed physics-driven NN models to perform Digital Signal Processing (DSP) functions for a Long Term Evolution (LTE) receiver application, demonstrating equal or better performance than their DSP equivalents. This paper discusses moving some of these NN models to Field Programmable Gate Array (FPGA) to tackle the latency and throughput goals and evaluate the performance at different quantization levels. We compare the FPGA performance results at different quantization levels with their GPU performance counterpart and discuss the path forward towards an RF edge solution.","PeriodicalId":101590,"journal":{"name":"2022 IEEE 12th Annual Computing and Communication Workshop and Conference (CCWC)","volume":"44 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2022-01-26","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2022 IEEE 12th Annual Computing and Communication Workshop and Conference (CCWC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/CCWC54503.2022.9720784","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

Abstract

Recent advances in Neural Network (NN) models for the Radio Frequency (RF) domain have made them a dominant force in realizing robust architectures that generalize well to novel operating conditions. While the performance of NN models when running on a Graphics Processing Unit (GPU) are generally very good, many applications require lower latency and higher throughput to be edge deployable. We have recently developed physics-driven NN models to perform Digital Signal Processing (DSP) functions for a Long Term Evolution (LTE) receiver application, demonstrating equal or better performance than their DSP equivalents. This paper discusses moving some of these NN models to Field Programmable Gate Array (FPGA) to tackle the latency and throughput goals and evaluate the performance at different quantization levels. We compare the FPGA performance results at different quantization levels with their GPU performance counterpart and discuss the path forward towards an RF edge solution.
射频神经网络的FPGA实现
射频(RF)领域的神经网络(NN)模型的最新进展使其成为实现鲁棒架构的主导力量,这些架构可以很好地推广到新的操作条件。虽然神经网络模型在图形处理单元(GPU)上运行时的性能通常非常好,但许多应用程序需要更低的延迟和更高的吞吐量才能进行边缘部署。我们最近开发了物理驱动的神经网络模型,用于执行长期演进(LTE)接收器应用的数字信号处理(DSP)功能,表现出与DSP同等或更好的性能。本文讨论了将这些神经网络模型转移到现场可编程门阵列(FPGA)上,以解决延迟和吞吐量目标,并评估不同量化水平下的性能。我们将不同量化水平下的FPGA性能结果与GPU性能结果进行了比较,并讨论了实现RF边缘解决方案的路径。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信