A 470-μw multi-modulus injection-locked frequency divider with division ratio of 2, 3, 4, 5 and 6 in 0.13-μm CMOS

Joonhee Lee, Seonghwan Cho
{"title":"A 470-μw multi-modulus injection-locked frequency divider with division ratio of 2, 3, 4, 5 and 6 in 0.13-μm CMOS","authors":"Joonhee Lee, Seonghwan Cho","doi":"10.1109/ASSCC.2007.4425698","DOIUrl":null,"url":null,"abstract":"This paper presents a multi-modulus injection-locked frequency divider (ILFD) based on a ring oscillator using inverter chains for a small area and low power consumption. In the proposed ILFD, division ratio of 2, 3, 4, 5 and 6 can be performed by selecting a specific loop which consists of a transmission gate and several delay cells. A prototype chip implemented in 0.13 mum CMOS process operates at 5 GHz while consuming 470 muW from 1.2 V supply, where 350 muW is dissipated in me core of the ILFD. The proposed ILFD is the first reported multi-modulus ILFD with a digitally controlled division ratio and the size of the ILFD is 44 times 33 mum2. This number is one of the smallest area that have been reported for a ILFD.","PeriodicalId":186095,"journal":{"name":"2007 IEEE Asian Solid-State Circuits Conference","volume":"38 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2007-11-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2007 IEEE Asian Solid-State Circuits Conference","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ASSCC.2007.4425698","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 2

Abstract

This paper presents a multi-modulus injection-locked frequency divider (ILFD) based on a ring oscillator using inverter chains for a small area and low power consumption. In the proposed ILFD, division ratio of 2, 3, 4, 5 and 6 can be performed by selecting a specific loop which consists of a transmission gate and several delay cells. A prototype chip implemented in 0.13 mum CMOS process operates at 5 GHz while consuming 470 muW from 1.2 V supply, where 350 muW is dissipated in me core of the ILFD. The proposed ILFD is the first reported multi-modulus ILFD with a digitally controlled division ratio and the size of the ILFD is 44 times 33 mum2. This number is one of the smallest area that have been reported for a ILFD.
基于0.13 μm CMOS的470 μw多模注入锁定分频器,分频比分别为2、3、4、5和6
提出了一种基于环形振荡器的多模注入锁定分频器(ILFD),该分频器面积小,功耗低。在所提出的ILFD中,通过选择一个由传输门和多个延迟单元组成的特定环路,可以实现2、3、4、5和6的分割比。在0.13 μ m CMOS工艺中实现的原型芯片工作在5 GHz,同时从1.2 V电源消耗470 μ w,其中350 μ w在ILFD的核心中耗散。所提出的ILFD是第一个具有数字控制分割比的多模ILFD, ILFD的尺寸为44 × 33 μ m2。这个数字是ILFD报告的最小面积之一。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信