Experimental characterization of p-channel polysilicon conductivity modulated thin-film transistors

Chunxiang Zhu, J. Sin, H. Kwok
{"title":"Experimental characterization of p-channel polysilicon conductivity modulated thin-film transistors","authors":"Chunxiang Zhu, J. Sin, H. Kwok","doi":"10.1109/ASID.1999.762764","DOIUrl":null,"url":null,"abstract":"A p-channel poly-Si CMTFT (Conductivity Modulated Thin-Film Transistor) is demonstrated and experimentally characterized. The transistor uses the concept of conductivity modulation in the offset region to obtain a significant reduction in on-state resistance. This structure can provide 1.5 to 2 orders of magnitude higher on-state current than that of the conventional offset drain TFT at drain voltage ranging from -15 V to -5 V while still maintaining low leakage current and simplicity in device operation. The p-channel CMTFT can be combined with the n-channel CMTFT to form CMOS high voltage drivers, which are very suitable for use in fully integrated large area electronic applications.","PeriodicalId":170859,"journal":{"name":"Proceedings of 5th Asian Symposium on Information Display. ASID '99 (IEEE Cat. No.99EX291)","volume":"15 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1999-03-19","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of 5th Asian Symposium on Information Display. ASID '99 (IEEE Cat. No.99EX291)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ASID.1999.762764","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

A p-channel poly-Si CMTFT (Conductivity Modulated Thin-Film Transistor) is demonstrated and experimentally characterized. The transistor uses the concept of conductivity modulation in the offset region to obtain a significant reduction in on-state resistance. This structure can provide 1.5 to 2 orders of magnitude higher on-state current than that of the conventional offset drain TFT at drain voltage ranging from -15 V to -5 V while still maintaining low leakage current and simplicity in device operation. The p-channel CMTFT can be combined with the n-channel CMTFT to form CMOS high voltage drivers, which are very suitable for use in fully integrated large area electronic applications.
p沟道多晶硅电导率调制薄膜晶体管的实验表征
对p沟道多晶硅电导率调制薄膜晶体管(CMTFT)进行了演示和实验表征。晶体管在偏置区域使用电导率调制的概念,以显著降低导态电阻。在漏极电压范围为-15 V至-5 V的情况下,该结构可提供比传统偏置漏极TFT高1.5至2个数量级的导通电流,同时仍保持低漏电流和简单的器件操作。p通道CMTFT可以与n通道CMTFT组合形成CMOS高压驱动器,非常适合在完全集成的大面积电子应用中使用。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信