Development of a GF(2)Math Coprocessor

R. Tervo
{"title":"Development of a GF(2)Math Coprocessor","authors":"R. Tervo","doi":"10.1109/CCECE.2019.8861747","DOIUrl":null,"url":null,"abstract":"The mathematics of Galois fields GF(2) and the extension fields GF(2m) underpin applications in error control coding and cryptology yet these binary operations are not directly supported in most digital computer instruction sets. A set of hardware blocks to perform low level GF(2) operations as a math coprocessor is described. The circuits were elaborated in VHDL and integrated into an FPGA-based soft processor (Nios II). Performance tests and detailed timing measurements are reported for typical GF(2) calculations.","PeriodicalId":352860,"journal":{"name":"2019 IEEE Canadian Conference of Electrical and Computer Engineering (CCECE)","volume":"13 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2019-05-05","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2019 IEEE Canadian Conference of Electrical and Computer Engineering (CCECE)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/CCECE.2019.8861747","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

Abstract

The mathematics of Galois fields GF(2) and the extension fields GF(2m) underpin applications in error control coding and cryptology yet these binary operations are not directly supported in most digital computer instruction sets. A set of hardware blocks to perform low level GF(2) operations as a math coprocessor is described. The circuits were elaborated in VHDL and integrated into an FPGA-based soft processor (Nios II). Performance tests and detailed timing measurements are reported for typical GF(2) calculations.
GF(2)数学协处理器的研制
伽罗瓦域GF(2)和扩展域GF(2m)的数学原理是错误控制编码和密码学应用的基础,但这些二进制运算在大多数数字计算机指令集中并不直接支持。描述了一组用于执行低级GF(2)操作的硬件块作为数学协处理器。电路在VHDL中进行了详细阐述,并集成到基于fpga的软处理器(Nios II)中。对典型的GF(2)计算进行了性能测试和详细的时序测量。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信