New interleaved three-level ZVS converter

B. Lin, Yu-Bin Nian, Chien-Hung Liu
{"title":"New interleaved three-level ZVS converter","authors":"B. Lin, Yu-Bin Nian, Chien-Hung Liu","doi":"10.1109/ICIT.2014.6894899","DOIUrl":null,"url":null,"abstract":"An interleaved three-level DC/DC zero voltage switching (ZVS) converter is presented in this paper. There are two circuit modules in the proposed converter to share the load current and power rating. The interleaved pulse-width modulation (PWM) scheme is adopted to control two circuit modules such that the ripple currents at the input and output sides are reduced. Each circuit module has two three-level DC/DC converters with the same power switches to reduce the voltage stress of each MOSFET at Vin/2 and achieve load current sharing. Thus, the current stress and power rating at the secondary side components are reduced. The current double rectifiers are used at the secondary side to partially cancel the output ripple current. Thus, the sizes of the magnetic components and output filter capacitance are reduced. Due to the resonant behavior by the resonant inductance and resonant capacitance at the transition interval, MOSFETs can be turned on at ZVS under a wide range of load condition and input voltage. The experimental results based on a 1kW prototype are provided to verify the effectiveness of the proposed converter.","PeriodicalId":240337,"journal":{"name":"2014 IEEE International Conference on Industrial Technology (ICIT)","volume":"21 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2014-09-11","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2014 IEEE International Conference on Industrial Technology (ICIT)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICIT.2014.6894899","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

An interleaved three-level DC/DC zero voltage switching (ZVS) converter is presented in this paper. There are two circuit modules in the proposed converter to share the load current and power rating. The interleaved pulse-width modulation (PWM) scheme is adopted to control two circuit modules such that the ripple currents at the input and output sides are reduced. Each circuit module has two three-level DC/DC converters with the same power switches to reduce the voltage stress of each MOSFET at Vin/2 and achieve load current sharing. Thus, the current stress and power rating at the secondary side components are reduced. The current double rectifiers are used at the secondary side to partially cancel the output ripple current. Thus, the sizes of the magnetic components and output filter capacitance are reduced. Due to the resonant behavior by the resonant inductance and resonant capacitance at the transition interval, MOSFETs can be turned on at ZVS under a wide range of load condition and input voltage. The experimental results based on a 1kW prototype are provided to verify the effectiveness of the proposed converter.
新型交错三电平ZVS变换器
提出了一种交错三电平DC/DC零电压开关(ZVS)变换器。在该变换器中有两个电路模块来共享负载电流和额定功率。采用交错脉宽调制(PWM)方案对两个电路模块进行控制,使输入端和输出端的纹波电流减小。每个电路模块有两个三电平DC/DC转换器,具有相同的功率开关,以降低每个MOSFET在Vin/2时的电压应力,实现负载电流共享。这样,二次侧元件的电流应力和额定功率就降低了。在二次侧采用电流双整流器部分抵消输出纹波电流。因此,磁性元件和输出滤波器电容的尺寸减小。由于mosfet在过渡区间的谐振电感和谐振电容具有谐振特性,因此可以在很宽的负载条件和输入电压下在ZVS处导通。最后给出了基于1kW样机的实验结果,验证了该变换器的有效性。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信