A 2 mW 89 dB DR continuous-time /spl Sigma//spl Delta/ ADC with increased immunity to wide-band interferers

2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519) Pub Date : 2004-09-13 DOI:10.1109/ISSCC.2004.1332606

K. Philips, Peter Nuijten, R. Roovers, F. Muñoz, M. Tejero, A. Torralba

引用次数: 19

Abstract

A continuous-time /spl Sigma//spl Delta/ ADC with merged channel filter and programmable-gain functionality is presented. Interferers above full-scale can be applied without jeopardizing reception of weak desired signals. The merged design occupies 0.14 mm/sup 2/ in 0.18 /spl mu/m CMOS, consumes 2 mW, and achieves 89 dB of dynamic range (DR) in a 1 MHz bandwidth.

查看原文本刊更多论文

2 mW 89 dB DR连续时间/spl Sigma//spl Delta/ ADC，增强了对宽带干扰的抗扰性

提出了一种具有合并通道滤波器和可编程增益功能的连续时间/spl Sigma//spl Delta/ ADC。可以应用满量程以上的干扰，而不会影响弱所需信号的接收。合并后的设计在0.18 /spl μ m CMOS中占用0.14 mm/sup / /，功耗2 mW，在1mhz带宽下实现89 dB的动态范围(DR)。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

求助全文

约1分钟内获得全文求助全文

来源期刊

2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)

自引率

0.00%

发文量