Small size class AB amplifier for energy harvesting with ultra low power, high gain, and high CMRR

Ali Far
{"title":"Small size class AB amplifier for energy harvesting with ultra low power, high gain, and high CMRR","authors":"Ali Far","doi":"10.1109/ROPEC.2016.7830521","DOIUrl":null,"url":null,"abstract":"A low cost, high gain, and ultra low power rail-to-rail input-output amplifier based in 0.18 micron CMOS is presented, whose size is ∼ 77 um per side. This work's incremental contributions are: First, a small and simple regulated cascode current mirror (RGC) is presented that is composed of a common source amplifier coupled with a diode connected self-cascode (SC). This RGC is incorporated in a standard folded cascode amplifier to boost its gain and modestly increase its high impedance output's operating head room, which is beneficial in the sub 1V power supply (VDD) environments. Second, amplifier's inputs can span to the rails via using two pairs of differential PMOSFETs in parallel, where the secondary pair is DC level shifted by NMOSFETs. As the amplifier's inputs span the rails, a single FET steers the same tail current between the amplifier's primary and secondary input PMOSFET pairs, thereby keeping its transconductance almost constant, considering that the amplifier operates in subthreshold. Montecarlo (MC) and worst case (WC) simulations indicate the following specifications are achievable: VDD minimum ∼ 0.8v; IDD ∼ 260nA; input range rail to rail; offset voltage ∼ 5mV; output range ∼ 25mV from the rails; open loop gain (Av) ∼ 138dB with unity gain bandwidth (fu) ∼ 2MHz and phase margin (PM) ∼ 30 degrees; power supply rejection ratio (PSRR) ∼ −120dB; common mode rejection ratio (CMRR) ∼ −140dB; slew rate (SR) ∼ 1V/ uS; settling time (ts) ∼ 3uS.","PeriodicalId":166098,"journal":{"name":"2016 IEEE International Autumn Meeting on Power, Electronics and Computing (ROPEC)","volume":"18 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2016-11-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"7","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2016 IEEE International Autumn Meeting on Power, Electronics and Computing (ROPEC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ROPEC.2016.7830521","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 7

Abstract

A low cost, high gain, and ultra low power rail-to-rail input-output amplifier based in 0.18 micron CMOS is presented, whose size is ∼ 77 um per side. This work's incremental contributions are: First, a small and simple regulated cascode current mirror (RGC) is presented that is composed of a common source amplifier coupled with a diode connected self-cascode (SC). This RGC is incorporated in a standard folded cascode amplifier to boost its gain and modestly increase its high impedance output's operating head room, which is beneficial in the sub 1V power supply (VDD) environments. Second, amplifier's inputs can span to the rails via using two pairs of differential PMOSFETs in parallel, where the secondary pair is DC level shifted by NMOSFETs. As the amplifier's inputs span the rails, a single FET steers the same tail current between the amplifier's primary and secondary input PMOSFET pairs, thereby keeping its transconductance almost constant, considering that the amplifier operates in subthreshold. Montecarlo (MC) and worst case (WC) simulations indicate the following specifications are achievable: VDD minimum ∼ 0.8v; IDD ∼ 260nA; input range rail to rail; offset voltage ∼ 5mV; output range ∼ 25mV from the rails; open loop gain (Av) ∼ 138dB with unity gain bandwidth (fu) ∼ 2MHz and phase margin (PM) ∼ 30 degrees; power supply rejection ratio (PSRR) ∼ −120dB; common mode rejection ratio (CMRR) ∼ −140dB; slew rate (SR) ∼ 1V/ uS; settling time (ts) ∼ 3uS.
小尺寸的AB类放大器,用于能量收集,具有超低功率,高增益和高CMRR
提出了一种基于0.18微米CMOS的低成本、高增益、超低功率轨对轨输入输出放大器,其尺寸为每侧77um。这项工作的增量贡献是:首先,提出了一个小而简单的调节级联码电流镜(RGC),它由一个公共源放大器和一个二极管连接的自级联码(SC)组成。该RGC集成在标准的折叠级联放大器中,以提高其增益并适度增加其高阻抗输出的操作头空间,这在低于1V的电源(VDD)环境中是有益的。其次,放大器的输入可以通过并联使用两对差分pmosfet跨越到轨道,其中次级对是由nmosfet移位的直流电平。当放大器的输入跨轨时,单个场效应管在放大器的初级和次级输入PMOSFET对之间引导相同的尾电流,从而保持其跨导几乎恒定,考虑到放大器工作在亚阈值。蒙特卡罗(MC)和最坏情况(WC)模拟表明以下规格是可以实现的:VDD最小~ 0.8v;IDD ~ 260nA;轨到轨输入范围;偏置电压~ 5mV;从导轨输出范围~ 25mV;开环增益(Av) ~ 138dB,单位增益带宽(fu) ~ 2MHz,相位裕度(PM) ~ 30度;电源抑制比(PSRR) ~−120dB;共模抑制比(CMRR) ~−140dB;转换速率(SR) ~ 1V/ uS;沉降时间(ts) ~ 3uS。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信