Analysis of direct wafer bond IGBTs with heavily doped N+ buffer layer

S. Tu, G. Tam, P. Tam, H. Tsoi, A. Taomoto
{"title":"Analysis of direct wafer bond IGBTs with heavily doped N+ buffer layer","authors":"S. Tu, G. Tam, P. Tam, H. Tsoi, A. Taomoto","doi":"10.1109/ISPSD.1996.509511","DOIUrl":null,"url":null,"abstract":"High-speed IGBTs fabricated using direct wafer bonding and implanted N+ buffer layer are described and analyzed in this paper. The trade-off between on-state voltage drop and turn-off fall time can be controlled by varying the N+ implant dose prior to the wafer bonding process. 800 V IGBTs with switching time less than 100 nanoseconds and V/sub ce(sat)/ as low as 1.4 V at 100 A/cm/sup 2/ have been obtained. This excellent performance is achieved without utilizing any conventional lifetime control techniques.","PeriodicalId":377997,"journal":{"name":"8th International Symposium on Power Semiconductor Devices and ICs. ISPSD '96. Proceedings","volume":"107 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1996-05-20","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"15","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"8th International Symposium on Power Semiconductor Devices and ICs. ISPSD '96. Proceedings","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISPSD.1996.509511","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 15

Abstract

High-speed IGBTs fabricated using direct wafer bonding and implanted N+ buffer layer are described and analyzed in this paper. The trade-off between on-state voltage drop and turn-off fall time can be controlled by varying the N+ implant dose prior to the wafer bonding process. 800 V IGBTs with switching time less than 100 nanoseconds and V/sub ce(sat)/ as low as 1.4 V at 100 A/cm/sup 2/ have been obtained. This excellent performance is achieved without utilizing any conventional lifetime control techniques.
重掺杂N+缓冲层直接键合igbt的分析
本文描述和分析了直接晶圆键合和注入N+缓冲层制备高速igbt的方法。在晶圆键合过程之前,可以通过改变N+植入剂量来控制导通状态电压降和关断下降时间之间的权衡。已经获得了开关时间小于100纳秒的800 V igbt,在100 A/cm/sup 2/下的V/sub (sat)/低至1.4 V。这种优异的性能是在不使用任何传统寿命控制技术的情况下实现的。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信