The translator from SMP-description of algorithm to VHDL-model of ASIC23

Abstract

The ASIC design flow from high-level language algorithm description to RTL level are presented. The main part of the design flow is translator from SMP-description of algorithm to RTL VHDL-model of ASIC. In the paper the design flow and structure of translator are considered.