Source/Drain Engineering with Ge Large Angle Tilt Implantation and Pre-Amorphization to Improve Currrent Drive and Alleviate Floating Body Effects of Thin Film SOI MOSFETs

T. Hsiao, P. Liu, W. Lynch, J. Woo
{"title":"Source/Drain Engineering with Ge Large Angle Tilt Implantation and Pre-Amorphization to Improve Currrent Drive and Alleviate Floating Body Effects of Thin Film SOI MOSFETs","authors":"T. Hsiao, P. Liu, W. Lynch, J. Woo","doi":"10.1109/ESSDERC.1997.194479","DOIUrl":null,"url":null,"abstract":"This work presents an advanced salicide technology for thin film SiliconOn-Insulator (SOI) MOSFET s. Germanium large angle tilt implantation is applied to amorphize the silicon films prior to silicidation. This novel salicide technology greatly reduces the silicide formation energy and effectively controls the silicide depth. As a result, source/drain parasitic resistances are substantially reduced. In addition, due to the formation of a metal semiconductor barrier near the source/channel junction, the floating body effects are alleviated. fabricated using Ge pre-amorphization [1] [2]. A lower silicide formation thermal cycle is chosen so that the silicide is formed within the amorphous layer. The I-V characteristics of two different salicide processes with 0.3 μm effective channel lengths are shown in Fig. 1. Process flow for Ge pre-amorphization is also included. In addition to reducing source/drain resistance, Ge implantation improves the breakdown characteristics. Fig. 2 shows the measured breakdown voltage versus effective channel length for SOI devices with TSOI equal to 90 nm. Devices with Ge implantation increase the breakdown voltage by 0.3 V compared to devices without Ge implantation. In this work, a large angle Ge implantation was used to amorphize the silicon","PeriodicalId":424167,"journal":{"name":"27th European Solid-State Device Research Conference","volume":"68 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1997-09-22","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"3","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"27th European Solid-State Device Research Conference","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ESSDERC.1997.194479","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 3

Abstract

This work presents an advanced salicide technology for thin film SiliconOn-Insulator (SOI) MOSFET s. Germanium large angle tilt implantation is applied to amorphize the silicon films prior to silicidation. This novel salicide technology greatly reduces the silicide formation energy and effectively controls the silicide depth. As a result, source/drain parasitic resistances are substantially reduced. In addition, due to the formation of a metal semiconductor barrier near the source/channel junction, the floating body effects are alleviated. fabricated using Ge pre-amorphization [1] [2]. A lower silicide formation thermal cycle is chosen so that the silicide is formed within the amorphous layer. The I-V characteristics of two different salicide processes with 0.3 μm effective channel lengths are shown in Fig. 1. Process flow for Ge pre-amorphization is also included. In addition to reducing source/drain resistance, Ge implantation improves the breakdown characteristics. Fig. 2 shows the measured breakdown voltage versus effective channel length for SOI devices with TSOI equal to 90 nm. Devices with Ge implantation increase the breakdown voltage by 0.3 V compared to devices without Ge implantation. In this work, a large angle Ge implantation was used to amorphize the silicon
大倾角注入和预非晶化源漏工程改善SOI薄膜mosfet的电流驱动和减轻浮体效应
本文提出了一种用于硅-绝缘体(SOI) MOSFET薄膜的先进盐化技术。在硅化之前,采用锗大角度倾斜注入对硅薄膜进行非晶化。该技术大大降低了硅化物的地层能量,有效地控制了硅化物的深度。因此,源/漏寄生电阻大大降低。此外,由于在源/通道交界处附近形成了金属半导体势垒,浮体效应得到了缓解。采用Ge预非晶化制备[1][2]。选择较低的硅化物形成热循环,使硅化物在非晶层内形成。两种有效通道长度为0.3 μm的不同水化工艺的I-V特性如图1所示。还包括了Ge预非晶化的工艺流程。除了降低源漏电阻外,注入锗还改善了击穿特性。图2显示了TSOI = 90 nm时SOI器件的击穿电压与有效通道长度的关系。与未注入Ge的器件相比,注入Ge的器件击穿电压提高了0.3 V。在本研究中,采用大角度锗注入对硅进行非晶化
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信