A 0.18/spl mu/m CMOS fully integrated 6.25Gbps single aggressor multi-rate crosstalk cancellation IC for legacy backplane and interconnect applications

F. Bien, A. Raghavan, Z. Nami, C. Lee, A. Kim, M. Vrazel, E. Gebara, S. Bajekal, B. Schmukler, J. Laskar
{"title":"A 0.18/spl mu/m CMOS fully integrated 6.25Gbps single aggressor multi-rate crosstalk cancellation IC for legacy backplane and interconnect applications","authors":"F. Bien, A. Raghavan, Z. Nami, C. Lee, A. Kim, M. Vrazel, E. Gebara, S. Bajekal, B. Schmukler, J. Laskar","doi":"10.1109/SPI.2004.1409009","DOIUrl":null,"url":null,"abstract":"A multi-rate crosstalk canceller for active cancellation of near end cross talk (NEXT) caused by a single aggressor in a backplane channel environment has been demonstrated in this paper. The proposed IC enhances the performance of existing legacy backplane at higher data rates, thereby avoiding the costs associated with upgrading to higher end backplanes and connectors. The IC has been fabricated in a 0.18/spl mu/m CMOS process and the prototype test bench demonstrated capability of improving the bit-error rate (BER) performance in excess of 5 orders of magnitude at data rates up to 6.25Gbps.","PeriodicalId":119776,"journal":{"name":"Proceedings. 8th IEEE Workshop on Signal Propagation on Interconnects","volume":null,"pages":null},"PeriodicalIF":0.0000,"publicationDate":"2004-05-09","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"4","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings. 8th IEEE Workshop on Signal Propagation on Interconnects","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/SPI.2004.1409009","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 4

Abstract

A multi-rate crosstalk canceller for active cancellation of near end cross talk (NEXT) caused by a single aggressor in a backplane channel environment has been demonstrated in this paper. The proposed IC enhances the performance of existing legacy backplane at higher data rates, thereby avoiding the costs associated with upgrading to higher end backplanes and connectors. The IC has been fabricated in a 0.18/spl mu/m CMOS process and the prototype test bench demonstrated capability of improving the bit-error rate (BER) performance in excess of 5 orders of magnitude at data rates up to 6.25Gbps.
一款0.18/spl mu/m CMOS全集成6.25Gbps单干扰多速率串扰消除IC,适用于传统背板和互连应用
本文演示了一种多速率串扰消除器,用于主动消除背板信道环境中由单个干扰源引起的近端串扰。拟议的IC在更高的数据速率下增强了现有传统背板的性能,从而避免了升级到更高端的背板和连接器的相关成本。该集成电路已在0.18/spl μ m CMOS工艺中制造,原型测试台证明了在高达6.25Gbps的数据速率下将误码率(BER)性能提高超过5个数量级的能力。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信