Microservice-based in-network security framework for FPGA NICs

Abstract

Recent advancements in programmable network hardware such as smartNICs (e.g., NPU, DPU, FPGA)1 and programmable switches (e.g., Intel Tofino) have created opportunities to save precious CPU cycles and achieve low latencies by offloading applications to these devices [1] –[3].