Alternative package-on-package with organic substrate interposer for stacking packaging solution

Steven Lin, M. Liao, Albert Lan, Davidlion Wang
{"title":"Alternative package-on-package with organic substrate interposer for stacking packaging solution","authors":"Steven Lin, M. Liao, Albert Lan, Davidlion Wang","doi":"10.1109/EPTC.2014.7028323","DOIUrl":null,"url":null,"abstract":"Package-on-Package (PoP) is an integrated circuit packaging method to vertically combine discrete logic device and low power mobile memory packages. Two chip scale BGA packages are installed atop each other, i.e. stacked, with a specific interface to route signals between them. This allows higher component density in devices, such as smart phone and tablet hand held products for bottom FCCSP digital Apps Processor, Modem, to stack with top Wire Bond LPPDDR CSP. The bottom FCCSP package form factor and its pin up of top solder balls were limited by LPDDR BGA matrix which had been defined by JEDEC. Due to high bandwidth memory requirement in smart phone, a lot of new PoP package solutions to accommodate more I/Os between top LPDDR memory package and bottom digital application processor package are booming up recently.","PeriodicalId":115713,"journal":{"name":"2014 IEEE 16th Electronics Packaging Technology Conference (EPTC)","volume":"9 12","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2014-12-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2014 IEEE 16th Electronics Packaging Technology Conference (EPTC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/EPTC.2014.7028323","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

Abstract

Package-on-Package (PoP) is an integrated circuit packaging method to vertically combine discrete logic device and low power mobile memory packages. Two chip scale BGA packages are installed atop each other, i.e. stacked, with a specific interface to route signals between them. This allows higher component density in devices, such as smart phone and tablet hand held products for bottom FCCSP digital Apps Processor, Modem, to stack with top Wire Bond LPPDDR CSP. The bottom FCCSP package form factor and its pin up of top solder balls were limited by LPDDR BGA matrix which had been defined by JEDEC. Due to high bandwidth memory requirement in smart phone, a lot of new PoP package solutions to accommodate more I/Os between top LPDDR memory package and bottom digital application processor package are booming up recently.
替代封装对封装与有机基板中间层堆叠封装解决方案
封装上封装(Package-on-Package, PoP)是一种将离散逻辑器件与低功耗移动存储器封装垂直结合的集成电路封装方法。两个芯片级的BGA封装安装在彼此的顶部,即堆叠,具有特定的接口来在它们之间路由信号。这使得设备(如智能手机和平板电脑手持产品)中的组件密度更高,用于底部FCCSP数字应用处理器,调制解调器,与顶部Wire Bond LPPDDR CSP堆叠。底部FCCSP封装尺寸及其顶部焊球引脚受JEDEC定义的LPDDR BGA矩阵的限制。由于智能手机对高带宽内存的需求,近年来出现了许多新的PoP封装解决方案,以在顶层LPDDR内存封装和底层数字应用处理器封装之间容纳更多的I/ o。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信