3D wave digital filter implementation on a virtex2 FPGA board with external SDRAM

Hongwei Li, A. Kummert, S. Schauland, J. Velten
{"title":"3D wave digital filter implementation on a virtex2 FPGA board with external SDRAM","authors":"Hongwei Li, A. Kummert, S. Schauland, J. Velten","doi":"10.1109/NDS.2009.5191463","DOIUrl":null,"url":null,"abstract":"Many n-D signal processing applications require realization in real time. We propose the realization of a 3-D spatio-temporal wave digital filter (WDF) in an FPGA. Optimization of the implemented hardware architecture includes evaluation of two different kinds of overflow handling, namely by saturation and a “modulo 2” type operation. The FPGA board is processing DVI signals that can be provided by usual PC hardware. The processing output is observed in real time on an LCD monitor.","PeriodicalId":299363,"journal":{"name":"2009 International Workshop on Multidimensional (nD) Systems","volume":"74 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2009-08-07","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"10","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2009 International Workshop on Multidimensional (nD) Systems","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/NDS.2009.5191463","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 10

Abstract

Many n-D signal processing applications require realization in real time. We propose the realization of a 3-D spatio-temporal wave digital filter (WDF) in an FPGA. Optimization of the implemented hardware architecture includes evaluation of two different kinds of overflow handling, namely by saturation and a “modulo 2” type operation. The FPGA board is processing DVI signals that can be provided by usual PC hardware. The processing output is observed in real time on an LCD monitor.
三维波数字滤波器在带有外部SDRAM的virtex2 FPGA板上实现
许多n-D信号处理应用需要实时实现。我们提出在FPGA上实现三维时空波数字滤波器(WDF)。实现硬件架构的优化包括评估两种不同的溢出处理,即饱和和“模2”型操作。FPGA板处理DVI信号,通常PC硬件可以提供。在液晶显示器上实时观察处理输出。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信