Mixed-signal CNN array chips for image processing

Á. Rodríguez-Vázquez, S. E. Meana, R. Domínguez-Castro, R. Carmona, E. Roca
{"title":"Mixed-signal CNN array chips for image processing","authors":"Á. Rodríguez-Vázquez, S. E. Meana, R. Domínguez-Castro, R. Carmona, E. Roca","doi":"10.1117/12.262527","DOIUrl":null,"url":null,"abstract":"Due to their local connectivity and wide functional capabilities, cellular nonlinear networks (CNN) are excellent candidates for the implementation of image processing algorithms using VLSI analog parallel arrays. However, the design of general purpose, programmable CNN chips with dimensions required for practical applications raises many challenging problems to analog designers. This is basically due to the fact that large silicon area means large development cost, large spatial deviations of design parameters and low production yield. CNN designers must face different issues to keep reasonable enough accuracy level and production yield together with reasonably low development cost in their design of large CNN chips. This paper outlines some of these major issues and their solutions.","PeriodicalId":127521,"journal":{"name":"Advanced Imaging and Network Technologies","volume":null,"pages":null},"PeriodicalIF":0.0000,"publicationDate":"1996-12-19","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"8","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Advanced Imaging and Network Technologies","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1117/12.262527","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 8

Abstract

Due to their local connectivity and wide functional capabilities, cellular nonlinear networks (CNN) are excellent candidates for the implementation of image processing algorithms using VLSI analog parallel arrays. However, the design of general purpose, programmable CNN chips with dimensions required for practical applications raises many challenging problems to analog designers. This is basically due to the fact that large silicon area means large development cost, large spatial deviations of design parameters and low production yield. CNN designers must face different issues to keep reasonable enough accuracy level and production yield together with reasonably low development cost in their design of large CNN chips. This paper outlines some of these major issues and their solutions.
混合信号CNN阵列芯片用于图像处理
由于其局部连接性和广泛的功能能力,细胞非线性网络(CNN)是使用VLSI模拟并行阵列实现图像处理算法的绝佳候选者。然而,设计具有实际应用所需尺寸的通用可编程CNN芯片给模拟设计人员带来了许多具有挑战性的问题。这主要是由于硅面积大意味着开发成本大,设计参数的空间偏差大,生产良率低。CNN设计人员在设计大型CNN芯片时,要保持足够合理的精度水平和成品率以及合理的低开发成本,必须面对不同的问题。本文概述了其中的一些主要问题及其解决方案。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信