An eleven-switch inverter topology supplying two loads for common-mode voltage mitigation

E. A. Kumar, Garapati Satyanarayanat
{"title":"An eleven-switch inverter topology supplying two loads for common-mode voltage mitigation","authors":"E. A. Kumar, Garapati Satyanarayanat","doi":"10.1109/APPEEC.2017.8308969","DOIUrl":null,"url":null,"abstract":"A nine-switch inverter has been used to power two independent loads operating at different frequencies. However fast switching of inverter results in high peak-to-peak common-mode voltages (CMVpeak−peak) for both the loads. The common-mode voltage (CMV) reduces the life of bearings and winding insulation of loads. CMV analysis of nine-switch inverter shows that during zero states the CMV is at its peak value. This paper presents an eleven-switch topology to reduce this peak CMV value during zero states. Two extra switches are inserted in between the dc link and nine-switch topology. The first additional switch, which is called positive-switch, is inserted between positive DC bus and inverter top terminal. The second extra switch, which is called negative switch, is inserted between negative DC terminal and inverter input bottom node. Control logic is proposed to reduce the CMV of both the loads during zero states. During zero states either bottom load, top load or both the loads are isolated from the DC-link by turning OFF the positive switch, the negative switch or both the switches, respectively. The feasibility of the technique has been verified through simulation results. The CMV performance of proposed topology is better than the nine-switch topology without affecting other parameters like line voltage, phase voltage, load current.","PeriodicalId":247669,"journal":{"name":"2017 IEEE PES Asia-Pacific Power and Energy Engineering Conference (APPEEC)","volume":"48 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2017-11-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"3","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2017 IEEE PES Asia-Pacific Power and Energy Engineering Conference (APPEEC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/APPEEC.2017.8308969","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 3

Abstract

A nine-switch inverter has been used to power two independent loads operating at different frequencies. However fast switching of inverter results in high peak-to-peak common-mode voltages (CMVpeak−peak) for both the loads. The common-mode voltage (CMV) reduces the life of bearings and winding insulation of loads. CMV analysis of nine-switch inverter shows that during zero states the CMV is at its peak value. This paper presents an eleven-switch topology to reduce this peak CMV value during zero states. Two extra switches are inserted in between the dc link and nine-switch topology. The first additional switch, which is called positive-switch, is inserted between positive DC bus and inverter top terminal. The second extra switch, which is called negative switch, is inserted between negative DC terminal and inverter input bottom node. Control logic is proposed to reduce the CMV of both the loads during zero states. During zero states either bottom load, top load or both the loads are isolated from the DC-link by turning OFF the positive switch, the negative switch or both the switches, respectively. The feasibility of the technique has been verified through simulation results. The CMV performance of proposed topology is better than the nine-switch topology without affecting other parameters like line voltage, phase voltage, load current.
十一开关逆变器拓扑结构为共模电压缓解提供两个负载
一个九开关逆变器被用来为两个以不同频率工作的独立负载供电。然而,逆变器的快速开关导致两个负载的高峰峰共模电压(CMVpeak -peak)。共模电压(CMV)降低了轴承的寿命和负载的绕组绝缘。九开关逆变器的CMV分析表明,在零状态时,CMV处于峰值。本文提出了一种十一开关拓扑结构来降低零状态时的峰值CMV值。在直流链路和九交换机拓扑之间插入两个额外的交换机。第一个附加开关称为正开关,插入直流正母线与逆变器顶端之间。第二个额外的开关,称为负极开关,插入直流负极端子和逆变器输入底节点之间。提出了控制逻辑,以降低零状态下两种负载的CMV。在零状态期间,通过分别关闭正开关、负开关或两个开关,将底部负载、顶部负载或两个负载与直流链路隔离。仿真结果验证了该技术的可行性。在不影响线电压、相电压、负载电流等参数的情况下,所提出的拓扑结构的CMV性能优于九开关拓扑结构。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信