A Single-Element CMOS-LRRM VNA Electronic Calibration Technique

Jun-Chau Chien, A. Niknejad
{"title":"A Single-Element CMOS-LRRM VNA Electronic Calibration Technique","authors":"Jun-Chau Chien, A. Niknejad","doi":"10.1109/arftg54656.2022.9896578","DOIUrl":null,"url":null,"abstract":"This paper presents a single-element CMOS-based electronic calibration (E-Cal) technique for millimeter-wave VNA measurements. The structure employs a CMOS transmission line loaded with a shunt NMOS transistor at its center tap. By taking advantage of the structure symmetry, the standard LRRM calibration flow can be implemented with the transistor biased at different impedance states. The approach is justified using a 65nm CMOS test chip and the measurements of passive DUTs.","PeriodicalId":375242,"journal":{"name":"2022 99th ARFTG Microwave Measurement Conference (ARFTG)","volume":"5 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2022-06-24","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2022 99th ARFTG Microwave Measurement Conference (ARFTG)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/arftg54656.2022.9896578","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

This paper presents a single-element CMOS-based electronic calibration (E-Cal) technique for millimeter-wave VNA measurements. The structure employs a CMOS transmission line loaded with a shunt NMOS transistor at its center tap. By taking advantage of the structure symmetry, the standard LRRM calibration flow can be implemented with the transistor biased at different impedance states. The approach is justified using a 65nm CMOS test chip and the measurements of passive DUTs.
一种单元件CMOS-LRRM VNA电子校准技术
提出了一种基于单元件cmos的毫米波VNA测量电子校准技术。该结构采用一根CMOS传输线,在其中心抽头处装有一个并联的NMOS晶体管。利用结构的对称性,可以实现晶体管在不同阻抗状态下偏置的标准LRRM校准流程。采用65nm CMOS测试芯片和无源被测器件的测量证明了该方法的合理性。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信