Case study: an NTSC imaging system timing gate array design

Abstract

A case study of the design of a timing generator ASIC (application-specific integrated circuit) for an NTSC-compatible imaging system is presented. The case history includes many of the classic problems in this type of design. Consideration is given to the problems of changing specifications during the design process, adding special functionality while minimizing testability enhancements, the pressure of timeliness, and the importance of thoroughly verifying every part of the design.<>