Effect of High-K Dielectric on Drain Current of ID-DG MOSFET Using Ortiz-Conde Model

A. Deyasi, A. R. Chowdhury, Krishnendu Roy, A. Sarkar
{"title":"Effect of High-K Dielectric on Drain Current of ID-DG MOSFET Using Ortiz-Conde Model","authors":"A. Deyasi, A. R. Chowdhury, Krishnendu Roy, A. Sarkar","doi":"10.1109/EDKCON.2018.8770399","DOIUrl":null,"url":null,"abstract":"Drain-to-source current of independently-driven double gate (ID-DG) MOSFET is analytically computed following Ortiz-Conde model in sub 100 nm channel length in presence of different high-K dielectrics. Fowler-Nordheim tunneling concept is invoked due to reduced dielectric thickness; and front gate control is tailored to analyze the effect on current and pinch-off voltage. Excellent agreement is observed with published literatures for high front-gate voltage when device is lightly doped; which speaks in favor of the work within dimensional constraints. Percentage change of current considering body effect is estimated for different gate bias. Result speaks in favor of low power analog applications.","PeriodicalId":344143,"journal":{"name":"2018 IEEE Electron Devices Kolkata Conference (EDKCON)","volume":"4 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2018-11-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"6","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2018 IEEE Electron Devices Kolkata Conference (EDKCON)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/EDKCON.2018.8770399","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 6

Abstract

Drain-to-source current of independently-driven double gate (ID-DG) MOSFET is analytically computed following Ortiz-Conde model in sub 100 nm channel length in presence of different high-K dielectrics. Fowler-Nordheim tunneling concept is invoked due to reduced dielectric thickness; and front gate control is tailored to analyze the effect on current and pinch-off voltage. Excellent agreement is observed with published literatures for high front-gate voltage when device is lightly doped; which speaks in favor of the work within dimensional constraints. Percentage change of current considering body effect is estimated for different gate bias. Result speaks in favor of low power analog applications.
高k介电介质对ID-DG MOSFET漏极电流的影响
采用ortizi - conde模型,分析计算了不同高k介电介质存在下,独立驱动双栅(ID-DG) MOSFET在小于100nm通道长度下的漏源电流。Fowler-Nordheim隧穿概念是由于减少了介电厚度;并对前门控制进行了定制,分析了对电流和引脚电压的影响。器件轻掺杂时的高前门电压与已发表的文献非常吻合;这就支持了在空间限制下的工作。估计了不同栅极偏压下考虑体效应的电流变化百分比。结果有利于低功耗模拟应用。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信