Efficient electronic implementation of modified signed-digit trinary carry free adder

Proceedings of the IEEE 1993 National Aerospace and Electronics Conference-NAECON 1993 Pub Date : 1993-05-24 DOI:10.1109/NAECON.1993.290913

M. M. Hossain, J. U. Ahmed, A. Awwal

引用次数: 7

Abstract

An efficient carry-free addition and borrow-free subtraction of modified signed-digit trinary number scheme is presented which may be used for parallel computing application. A digital 2 bit prototype adder was designed and implemented using electrically programmable logic device (EPLD).<>

查看原文本刊更多论文

有效的电子实现改进的符号数位免进位加法器

提出了一种可用于并行计算的改进的无进位加、免借三进位减方案。利用电可编程逻辑器件(EPLD)设计并实现了一个2位数字加法器原型

本文章由计算机程序翻译，如有差异，请以英文原文为准。

求助全文

约1分钟内获得全文求助全文

来源期刊

Proceedings of the IEEE 1993 National Aerospace and Electronics Conference-NAECON 1993

自引率

0.00%

发文量