Design of Various Modulation Schemes using DDS

S. Jothimani, A. Narmadha, C. Santhiya, S.SHANMUGA Priya
{"title":"Design of Various Modulation Schemes using DDS","authors":"S. Jothimani, A. Narmadha, C. Santhiya, S.SHANMUGA Priya","doi":"10.1109/ICCMC56507.2023.10083652","DOIUrl":null,"url":null,"abstract":"Modulation is the most crucial method and has to be designed for an FPGA board in order to avoid data loss and minimize antenna size. This work describes the creation and expansion of a digital modulation technique based on an FPGA for high- resolution communication applications. For basic and widely useddigital modulation schemes including BASK, BFSK, BPSK, and QPSK, we are focusing on the implementation of sub-sampling phase-locked loop (SS -PLL) Verilog-based code simulation. The concept of sinusoidal signals generated by a digital design synthesizer is usedin this work. The simulation is performed using the Verilog Hardware Descriptive Language on Modalism with Xilinx-ISE. The work on self-adjustable carrier frequency and bit duration serial data transmission has been finished.","PeriodicalId":197059,"journal":{"name":"2023 7th International Conference on Computing Methodologies and Communication (ICCMC)","volume":"48 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2023-02-23","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2023 7th International Conference on Computing Methodologies and Communication (ICCMC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICCMC56507.2023.10083652","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

Modulation is the most crucial method and has to be designed for an FPGA board in order to avoid data loss and minimize antenna size. This work describes the creation and expansion of a digital modulation technique based on an FPGA for high- resolution communication applications. For basic and widely useddigital modulation schemes including BASK, BFSK, BPSK, and QPSK, we are focusing on the implementation of sub-sampling phase-locked loop (SS -PLL) Verilog-based code simulation. The concept of sinusoidal signals generated by a digital design synthesizer is usedin this work. The simulation is performed using the Verilog Hardware Descriptive Language on Modalism with Xilinx-ISE. The work on self-adjustable carrier frequency and bit duration serial data transmission has been finished.
基于DDS的多种调制方案设计
调制是最关键的方法,必须为FPGA板设计,以避免数据丢失和最小化天线尺寸。本文描述了一种基于FPGA的数字调制技术的创建和扩展,用于高分辨率通信应用。对于基本和广泛使用的数字调制方案,包括BASK, BFSK, BPSK和QPSK,我们专注于实现基于verilog的子采样锁相环(SS -PLL)代码仿真。在这项工作中使用了由数字设计合成器产生的正弦信号的概念。仿真是使用Verilog硬件描述语言和Xilinx-ISE进行的。完成了自调载波频率和位长串行数据传输的工作。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信