Research and Implement of Serial RapidIO Based on Mul-DSP

Juan Zhang, Hai-Bing Su, Qin-Zhang Wu
{"title":"Research and Implement of Serial RapidIO Based on Mul-DSP","authors":"Juan Zhang, Hai-Bing Su, Qin-Zhang Wu","doi":"10.1109/CISE.2009.5366060","DOIUrl":null,"url":null,"abstract":"In order to sovle an intra-system interface for chip-to-chip and board-to-board communications and meet the explosive demand for higher bandwidth and more efficient signal processing and data transmission in typical enbeded system,there is an active demand that adopting a new system interconnect technology to ensure that bus performance continues to increase. The RapidIO is proposed in the paper. Up to 10Gb/s of bandwith,low latency and low power meet the demand on the performance of rapid developing communication technologies. The paper introduces the basic principle,inner architechture and the key technique of the RapidIO , research its application and based on DSP TMS320C6455. It shows the design of RapidIO transmission between different DSP. The paper gives the flow of the software design.The experiment results show that the read and write operation can stably work at 3.125Gb/s per channel between different DSP.The rate is up to 275MB/s when the baud rate is 3.125Gbps.","PeriodicalId":135441,"journal":{"name":"2009 International Conference on Computational Intelligence and Software Engineering","volume":"134 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2009-12-28","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"11","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2009 International Conference on Computational Intelligence and Software Engineering","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/CISE.2009.5366060","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 11

Abstract

In order to sovle an intra-system interface for chip-to-chip and board-to-board communications and meet the explosive demand for higher bandwidth and more efficient signal processing and data transmission in typical enbeded system,there is an active demand that adopting a new system interconnect technology to ensure that bus performance continues to increase. The RapidIO is proposed in the paper. Up to 10Gb/s of bandwith,low latency and low power meet the demand on the performance of rapid developing communication technologies. The paper introduces the basic principle,inner architechture and the key technique of the RapidIO , research its application and based on DSP TMS320C6455. It shows the design of RapidIO transmission between different DSP. The paper gives the flow of the software design.The experiment results show that the read and write operation can stably work at 3.125Gb/s per channel between different DSP.The rate is up to 275MB/s when the baud rate is 3.125Gbps.
基于多dsp的串行快速输出的研究与实现
为了解决片对片和板对板通信的系统内接口,满足典型嵌入式系统对更高带宽和更高效的信号处理和数据传输的爆炸性需求,采用新的系统互连技术来保证总线性能的不断提高是一种积极的需求。本文提出了RapidIO。高达10Gb/s的带宽、低时延和低功耗满足了快速发展的通信技术对性能的需求。本文介绍了RapidIO的基本原理、内部结构和关键技术,研究了基于DSP TMS320C6455的RapidIO的应用。介绍了不同DSP之间的RapidIO传输设计。文中给出了软件设计流程。实验结果表明,不同DSP之间的读写操作可以稳定地以每通道3.125Gb/s的速度工作。波特率为3.125Gbps时,最大传输速率为275MB/s。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信