Multiple SiGe well: a new channel architecture for improving both NMOS and PMOS performances

J. Alieu, T. Skotnicki, E. Josse, J. Regolini, G. Brémond
{"title":"Multiple SiGe well: a new channel architecture for improving both NMOS and PMOS performances","authors":"J. Alieu, T. Skotnicki, E. Josse, J. Regolini, G. Brémond","doi":"10.1109/VLSIT.2000.852797","DOIUrl":null,"url":null,"abstract":"We present, for the first time, multiple SiGe quantum wells as a new channel architecture allowing increased performances for both NMOS and PMOS short channel transistors. We show that interleaved Si layers are strained as well as SiGe layers which strongly increases both electron and hole mobilities. Comparing multiple well and pure Si epitaxial channel devices, we demonstrate the ability of our structure to better control SCE for both NMOS and PMOS.","PeriodicalId":268624,"journal":{"name":"2000 Symposium on VLSI Technology. Digest of Technical Papers (Cat. No.00CH37104)","volume":"37 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2000-06-13","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"16","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2000 Symposium on VLSI Technology. Digest of Technical Papers (Cat. No.00CH37104)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/VLSIT.2000.852797","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 16

Abstract

We present, for the first time, multiple SiGe quantum wells as a new channel architecture allowing increased performances for both NMOS and PMOS short channel transistors. We show that interleaved Si layers are strained as well as SiGe layers which strongly increases both electron and hole mobilities. Comparing multiple well and pure Si epitaxial channel devices, we demonstrate the ability of our structure to better control SCE for both NMOS and PMOS.
多SiGe井:一种改善NMOS和PMOS性能的新通道架构
我们首次提出了多个SiGe量子阱作为一种新的通道架构,可以提高NMOS和PMOS短通道晶体管的性能。我们发现,交错的Si层和SiGe层都是应变的,这大大增加了电子和空穴的迁移率。通过比较多阱和纯硅外延通道器件,我们证明了我们的结构能够更好地控制NMOS和PMOS的SCE。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信