A non-linear description of the bias dependent parasitic resistances of quarter micron MOSFETs

Abstract

A new model description for source and drain resistances of LDD devices is proposed. It includes the dependence on the gate, bulk and drain bias. Measurements on a 0.25 /spl mu/m gate length device show excellent agreement with circuit simulation.