Performance Assessment of a Double Gate Work Function Engineered Doped Tunnel FET Based on 2D Surface Potential Model

R. Bose, J. N. Roy
{"title":"Performance Assessment of a Double Gate Work Function Engineered Doped Tunnel FET Based on 2D Surface Potential Model","authors":"R. Bose, J. N. Roy","doi":"10.1109/EDKCON.2018.8770436","DOIUrl":null,"url":null,"abstract":"Two dimensional surface potential model of a work function engineered (WFE) doped double gate (DG) Tunnel Field Effect Transistor (TFET) structure is proposed and verified using TCAD Sentaurus device simulation. The overall electric field is estimated using the proposed model based on which device performance is analyzed. The proposed model is completely physics based and analytic and does not include any fitting parameters or iterative calculation. The proposed TFET structure employs gate which is made of two metals having different thicknesses and work functions acting as tunneling gate and control gate. Such configuration creates a n+ pocket enhancing carrier tunneling probability near source/channel junction. A comparative performance analysis is also performed between our proposed device and its normal double Gate (DG) counterpart.","PeriodicalId":344143,"journal":{"name":"2018 IEEE Electron Devices Kolkata Conference (EDKCON)","volume":"33 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2018-11-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2018 IEEE Electron Devices Kolkata Conference (EDKCON)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/EDKCON.2018.8770436","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

Two dimensional surface potential model of a work function engineered (WFE) doped double gate (DG) Tunnel Field Effect Transistor (TFET) structure is proposed and verified using TCAD Sentaurus device simulation. The overall electric field is estimated using the proposed model based on which device performance is analyzed. The proposed model is completely physics based and analytic and does not include any fitting parameters or iterative calculation. The proposed TFET structure employs gate which is made of two metals having different thicknesses and work functions acting as tunneling gate and control gate. Such configuration creates a n+ pocket enhancing carrier tunneling probability near source/channel junction. A comparative performance analysis is also performed between our proposed device and its normal double Gate (DG) counterpart.
基于二维表面电位模型的双栅功函数工程掺杂隧道场效应管性能评估
提出了双栅极隧道场效应晶体管(ttfet)结构的二维表面电位模型,并利用TCAD Sentaurus器件仿真进行了验证。利用提出的模型估计了总电场,并在此基础上分析了器件的性能。所提出的模型是完全基于物理和解析的,不包括任何拟合参数或迭代计算。本文提出的晶体管结构采用由两种不同厚度和工作功能的金属制成的栅极作为隧道栅极和控制栅极。这种结构在源/通道结附近产生了一个n+口袋,增强了载流子隧穿概率。我们提出的器件与普通双栅(DG)对应物之间也进行了比较性能分析。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信