A New SCR-LDMOSFET Embedded P-Region for Electrostatic Discharge Protection

J. B. Cheng, S. S. Chen, L. Tian
{"title":"A New SCR-LDMOSFET Embedded P-Region for Electrostatic Discharge Protection","authors":"J. B. Cheng, S. S. Chen, L. Tian","doi":"10.1109/PEAC.2018.8590616","DOIUrl":null,"url":null,"abstract":"In this paper, a new Silicon Controlled Rectifier and Lateral Double-diffused Metal-Oxide-Semiconductor Field Effect Transistor with shallow P-region (SPSCR- LDMOSFET) is proposed for electrostatic discharge (ESD) protection. The shallow P-region junction causes P-region/N- epi junction being apt to avalanche breakdown. So, trigger voltage is reduced. Furthermore, a new parasitic PNP transistor including the P-region as collector provides another leakage channel for ESD current and then the conductivity modulation in the SCR is weakened. As a result, holding voltage is increased. The physics mechanism of the above high performance is investigated via Technology Computer Aided Design (TCAD) simulation under ESD condition. We also present a detailed analysis of the current paths at trigger point, holding point and second breakdown point.","PeriodicalId":446770,"journal":{"name":"2018 IEEE International Power Electronics and Application Conference and Exposition (PEAC)","volume":"1 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2018-11-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2018 IEEE International Power Electronics and Application Conference and Exposition (PEAC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/PEAC.2018.8590616","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 2

Abstract

In this paper, a new Silicon Controlled Rectifier and Lateral Double-diffused Metal-Oxide-Semiconductor Field Effect Transistor with shallow P-region (SPSCR- LDMOSFET) is proposed for electrostatic discharge (ESD) protection. The shallow P-region junction causes P-region/N- epi junction being apt to avalanche breakdown. So, trigger voltage is reduced. Furthermore, a new parasitic PNP transistor including the P-region as collector provides another leakage channel for ESD current and then the conductivity modulation in the SCR is weakened. As a result, holding voltage is increased. The physics mechanism of the above high performance is investigated via Technology Computer Aided Design (TCAD) simulation under ESD condition. We also present a detailed analysis of the current paths at trigger point, holding point and second breakdown point.
一种用于静电放电保护的新型SCR-LDMOSFET嵌入p区
本文提出了一种用于静电放电(ESD)保护的新型浅p区双扩散金属氧化物半导体场效应晶体管(SPSCR- LDMOSFET)。浅p区结导致p区/N-外延结容易发生雪崩击穿。因此,触发电压降低。此外,一种新的寄生PNP晶体管,包括p区作为集电极,为ESD电流提供了另一个泄漏通道,从而削弱了可控硅中的电导率调制。结果,保持电压增加。在ESD条件下,通过技术计算机辅助设计(TCAD)仿真研究了上述高性能的物理机理。我们还详细分析了触发点、保持点和二次击穿点的电流路径。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信