Impedance transparency design for PCI-Express Gen 3 SerDes channel on HDI PCBs

Abstract

AC-coupling capacitor and transition via are the two areas discussed in this paper for the impedance transparency design of a PCI Express Gen 3 backplane channel. The simulation results show that the optimized ground gap for the AC-coupling capacitors and the optimized transition vias helps improve the channel impedance transparency.