ULSI architectures for artificial neural networks

Abstract

Three different hardware implementations of artificial neural networks are presented. The chips are model-specific integrated circuits for neural associative memories, self-organizing feature maps and local cluster neural networks. Some of the key implementational issues are considered and especially the question of resource-efficiency is discussed.