120nm CMOS operational amplifier with pseudo-cascodes and positive feedback

F. Schlogl, H. Zimmerman
{"title":"120nm CMOS operational amplifier with pseudo-cascodes and positive feedback","authors":"F. Schlogl, H. Zimmerman","doi":"10.1109/IWSOC.2003.1213048","DOIUrl":null,"url":null,"abstract":"A fully differential 3-stage operational amplifier in 0.12/spl mu/m digital CMOS technology achieving a differential gain in excess of 86dB is presented. This operational amplifier contains only regular-VTh transistors. It uses a pseudo-cascode input differential stage and a pseudo-cascoded load for the high gain. Positive feedback is primarily implemented for a good common-mode rejection. A transit frequency of 46 MHz and a phase margin of 66/spl deg/ at a /spl plusmn/0.6V supply and with a load of 10pF have been measured. The current consumption is less than 1.7mA in the temperature range from -40 to +80/spl deg/C.","PeriodicalId":259178,"journal":{"name":"The 3rd IEEE International Workshop on System-on-Chip for Real-Time Applications, 2003. Proceedings.","volume":"13 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2003-07-22","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"The 3rd IEEE International Workshop on System-on-Chip for Real-Time Applications, 2003. Proceedings.","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IWSOC.2003.1213048","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

Abstract

A fully differential 3-stage operational amplifier in 0.12/spl mu/m digital CMOS technology achieving a differential gain in excess of 86dB is presented. This operational amplifier contains only regular-VTh transistors. It uses a pseudo-cascode input differential stage and a pseudo-cascoded load for the high gain. Positive feedback is primarily implemented for a good common-mode rejection. A transit frequency of 46 MHz and a phase margin of 66/spl deg/ at a /spl plusmn/0.6V supply and with a load of 10pF have been measured. The current consumption is less than 1.7mA in the temperature range from -40 to +80/spl deg/C.
带伪级联码和正反馈的120nm CMOS运算放大器
提出了一种采用0.12/spl mu/m数字CMOS技术的全差分3级运算放大器,其差分增益超过86dB。这个运算放大器只包含普通的vth晶体管。它使用伪级联编码输入差分级和伪级联编码负载实现高增益。正反馈主要用于良好的共模抑制。在A /spl plusmn/0.6V电源和10pF负载下测量了46 MHz的传输频率和66/spl度的相位裕度。在-40 ~ +80/spl℃温度范围内,电流消耗小于1.7mA。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信