A Compact Model of Submicron Channel MOS Transistor Transconductance for Analog Circuit Simulation

Abstract

An analytical model to estimate the submicron MOS channel transconductance is presented. The model is continuous between conditions where velocity saturation can be either dominant or negligible, depending on the CMOS processes and bias voltages. New parameters are proposed for the description of the saturation velocity effects.