Integrated Doherty RF CMOS Power Amplifier design for average efficiency enhancement

N. Deltimple, Marcos L. Carneiro, E. Kerhervé, P. Carvalho, D. Belot
{"title":"Integrated Doherty RF CMOS Power Amplifier design for average efficiency enhancement","authors":"N. Deltimple, Marcos L. Carneiro, E. Kerhervé, P. Carvalho, D. Belot","doi":"10.1109/IEEE-IWS.2015.7164638","DOIUrl":null,"url":null,"abstract":"This paper deals with the implementation of a RF Doherty Power Amplifier (DPA) with the objective of improving the average efficiency. This technique is an interesting way to provide efficient PA for high PAPR signal of more recent standards of communications. The Doherty principle is applied to a 2.5GHz fully integrated PA on a CMOS 65nm technology. The DPA exhibits 23.4dBm output power, 15dB of power gain and 24.7% of PAE on a 7 dB power range. The die size is 2.89mm2. To fulfill high data rates, wide-band behavior is a big challenge. Hence the wideband behavior of integrated DPA is also investigated.","PeriodicalId":164534,"journal":{"name":"2015 IEEE International Wireless Symposium (IWS 2015)","volume":"89 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2015-07-27","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"11","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2015 IEEE International Wireless Symposium (IWS 2015)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IEEE-IWS.2015.7164638","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 11

Abstract

This paper deals with the implementation of a RF Doherty Power Amplifier (DPA) with the objective of improving the average efficiency. This technique is an interesting way to provide efficient PA for high PAPR signal of more recent standards of communications. The Doherty principle is applied to a 2.5GHz fully integrated PA on a CMOS 65nm technology. The DPA exhibits 23.4dBm output power, 15dB of power gain and 24.7% of PAE on a 7 dB power range. The die size is 2.89mm2. To fulfill high data rates, wide-band behavior is a big challenge. Hence the wideband behavior of integrated DPA is also investigated.
集成Doherty射频CMOS功率放大器设计,提高平均效率
本文研究了一种以提高平均效率为目标的射频多尔蒂功率放大器(DPA)的实现。该技术是一种为最新通信标准的高PAPR信号提供高效PA的有趣方法。Doherty原理应用于CMOS 65nm技术上的2.5GHz全集成PA。在7db的功率范围内,DPA的输出功率为23.4dBm,功率增益为15dB, PAE为24.7%。模具尺寸为2.89mm2。为了实现高数据速率,宽带行为是一个巨大的挑战。因此,对集成DPA的宽带性能也进行了研究。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信