M. Rodelgo-Lacruz, C. López-Bravo, F. González-Castaño
{"title":"Guaranteeing packet order in Load Balanced distributed Schedulers for WASPENT optical packet switches","authors":"M. Rodelgo-Lacruz, C. López-Bravo, F. González-Castaño","doi":"10.1109/ONDM.2008.4578391","DOIUrl":null,"url":null,"abstract":"In [5] we proposed the load balanced WASPNET scheduler (LBWS), a novel scheduling approach for WASPNET optical packet switching (OPS) nodes. Unlike the original WASPNET description, LBWS is fully distributed and its computational cost is independent of switch size. Since it predicts packet delays at packet ingress based on a deterministic evolution of the switch configuration, it is not necessary to emulate RAM memories. However, LBWS does not maintain packet sequence. In this paper we present the LBWS algorithm with packet ordering (OLBWS), the first proposal to prevent mis-sequencing in a LBWS scheduler. We show that, despite the simplicity of the algorithm, a reasonable throughput can be achieved.","PeriodicalId":155835,"journal":{"name":"2008 International Conference on Optical Network Design and Modeling","volume":"33 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2008-03-12","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2008 International Conference on Optical Network Design and Modeling","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ONDM.2008.4578391","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0
Abstract
In [5] we proposed the load balanced WASPNET scheduler (LBWS), a novel scheduling approach for WASPNET optical packet switching (OPS) nodes. Unlike the original WASPNET description, LBWS is fully distributed and its computational cost is independent of switch size. Since it predicts packet delays at packet ingress based on a deterministic evolution of the switch configuration, it is not necessary to emulate RAM memories. However, LBWS does not maintain packet sequence. In this paper we present the LBWS algorithm with packet ordering (OLBWS), the first proposal to prevent mis-sequencing in a LBWS scheduler. We show that, despite the simplicity of the algorithm, a reasonable throughput can be achieved.