Fully depleted CMOS/SOI device design guidelines for low power applications

Abstract

In this paper we report the fully depleted CMOS/SOI device design guidelines for low power application. Optimal technology, device and circuit parameters are discussed and compared with bulk CMOS based design. The differences and similarities are summarized. We believe this is the first such study to be reported.