A SAR logic for glitch-less operation of a currentsteering DAC in a SAR ADC

Abstract

A novel method is proposed to avoid glitches, when a current-steering DAC in a SAR ADC switches. This is achieved by using a new algorithm in the control logic. The results of circuit simulations on transistor level schematic example confirm the operation of the presented approach.