A 820 Mb/s baseband processor LSI based on LDPC coded OFDM for UWB systems

S. Ushiki, K. Nakamura, K. Shimizu, Qi Wang, Y. Abe, S. Goto, T. Ikenaga
{"title":"A 820 Mb/s baseband processor LSI based on LDPC coded OFDM for UWB systems","authors":"S. Ushiki, K. Nakamura, K. Shimizu, Qi Wang, Y. Abe, S. Goto, T. Ikenaga","doi":"10.1109/ASSCC.2008.4708786","DOIUrl":null,"url":null,"abstract":"This paper presents a high-throughput and highly-reliable baseband processor LSI based on LDPC coding OFDM UWB. This LSI targets for wireless LAN systems inside a car which enable to translate a high-resolution video under noisy environment. A chip capable of operating at 147 MHz was fabricated using UMC 0.13 mum 1P8M CMOS technology. By adopting the OFDM modulation with 1024 sub-carriers, it achieves a throughput of 820 Mb/s and 10-4 BER performance under 30 dB CNR with 5/6 coding rate. Power dissipation is 189 mW/391 mW (TX/RX).","PeriodicalId":143173,"journal":{"name":"2008 IEEE Asian Solid-State Circuits Conference","volume":"33 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2008-12-12","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2008 IEEE Asian Solid-State Circuits Conference","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ASSCC.2008.4708786","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

Abstract

This paper presents a high-throughput and highly-reliable baseband processor LSI based on LDPC coding OFDM UWB. This LSI targets for wireless LAN systems inside a car which enable to translate a high-resolution video under noisy environment. A chip capable of operating at 147 MHz was fabricated using UMC 0.13 mum 1P8M CMOS technology. By adopting the OFDM modulation with 1024 sub-carriers, it achieves a throughput of 820 Mb/s and 10-4 BER performance under 30 dB CNR with 5/6 coding rate. Power dissipation is 189 mW/391 mW (TX/RX).
基于LDPC编码OFDM的UWB系统820 Mb/s基带处理器LSI
提出了一种基于LDPC编码OFDM超宽带的高吞吐量、高可靠性基带处理器LSI。这种大规模集成电路的目标是车载无线局域网系统,能够在嘈杂环境下转换高分辨率视频。采用UMC 0.13 mum 1P8M CMOS技术制备了工作频率为147 MHz的芯片。采用1024个子载波的OFDM调制,在30 dB信噪比下,以5/6的编码速率实现了820 Mb/s的吞吐量和10-4的误码率。功耗为189 mW/391 mW (TX/RX)。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信