Coevolvable hardware platform for automatic hardware design of neural networks

O. Hammami, K. Kuroda, Q. Zhao, K. Saito
{"title":"Coevolvable hardware platform for automatic hardware design of neural networks","authors":"O. Hammami, K. Kuroda, Q. Zhao, K. Saito","doi":"10.1109/ICIT.2000.854208","DOIUrl":null,"url":null,"abstract":"This paper proposes a system for the automatic hardware design of neural networks based on cooperative coevolutionary paradigms and multiple reconfigurable devices. The authors' system is composed of a logic synthesis tool, multiple reconfigurable devices and an embedded processor executing the coevolutionary algorithm. The partitioning of the engineering design process follows current practices in hardware/software codesign based on both information on arrival rate /spl lambda/ of requests and the service time /spl mu/ of the reconfigurable devices. The system is suitable under some conditions for industrial applications such as a reactive system but also because it can be connected to multiple systems in a totally networked industrial environment which allows download of the same hardware configuration on multiple on ine devices.","PeriodicalId":405648,"journal":{"name":"Proceedings of IEEE International Conference on Industrial Technology 2000 (IEEE Cat. No.00TH8482)","volume":"146 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2000-01-19","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of IEEE International Conference on Industrial Technology 2000 (IEEE Cat. No.00TH8482)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICIT.2000.854208","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

Abstract

This paper proposes a system for the automatic hardware design of neural networks based on cooperative coevolutionary paradigms and multiple reconfigurable devices. The authors' system is composed of a logic synthesis tool, multiple reconfigurable devices and an embedded processor executing the coevolutionary algorithm. The partitioning of the engineering design process follows current practices in hardware/software codesign based on both information on arrival rate /spl lambda/ of requests and the service time /spl mu/ of the reconfigurable devices. The system is suitable under some conditions for industrial applications such as a reactive system but also because it can be connected to multiple systems in a totally networked industrial environment which allows download of the same hardware configuration on multiple on ine devices.
神经网络自动硬件设计的协同进化硬件平台
提出了一种基于协同进化模式和多可重构器件的神经网络硬件自动设计系统。该系统由一个逻辑综合工具、多个可重构器件和一个执行协同进化算法的嵌入式处理器组成。工程设计过程的划分遵循当前硬件/软件协同设计的实践,基于请求的到达率/spl lambda/和可重构设备的服务时间/spl mu/的信息。该系统在某些条件下适用于工业应用,如反应系统,但也因为它可以连接到一个完全网络化的工业环境中的多个系统,允许在多个在线设备上下载相同的硬件配置。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信