A low-power, low-noise, and low-cost VGA for second harmonic imaging ultrasound probes

P. Wang, T. Ytterdal, T. Halvorsrod
{"title":"A low-power, low-noise, and low-cost VGA for second harmonic imaging ultrasound probes","authors":"P. Wang, T. Ytterdal, T. Halvorsrod","doi":"10.1109/BioCAS.2013.6679702","DOIUrl":null,"url":null,"abstract":"Since the new generation of ultrasound imaging probes will integrate thousands of receive and transmit channels into a single probe, the power, noise, and chip cost become the top challenges for the analog front end of ultrasound imaging probes. This paper investigates a low-power, low-noise, and low-cost single-end-ed to differential variable gain amplifier (VGA) for 2-6-MHz second harmonic imaging ultrasound probes in a 0.18μm CMOS technology. The proposed VGA has two stages. The first stage is an inverter-based voltage sampling switched-capacitor VGA (SC-VGA) with a 6b binary-weighted gain control, and the second stage is a 4b thermometer continuous-time amplifier with tunable gain that implements the single-end to differential conversion. Power consumption and noise are highly improved by adopting an inverter to replace the operational trans-conductance amplifier (OTA) that is commonly employed in traditional SC-VGAs. Flicker noise and DC offset are canceled out by using an auto-zeroing technique. While the small layout size is achieved not only by adopting a dividing capacitor which separates the 6b binary-weighted capacitor (CAP) array between the upper 3b and lower 3b to decrease the capacitance spread in the first stage, but also by employing a common-source amplifier as a single-ended to differential converter instead of the SC-amplifier to avoid the CAP arrays. The proposed VGA has a total gain range from -9dB to 22dB. The power consumption for the core analog circuitry is 140μA at 1V supply voltage. The input referred noise is 8nV/√Hz at the center frequency of 4MHz, and the second harmonic distortion (HD2) is -61dB at a 400mV peak to peak output swing with a 30MHz sampling frequency. The layout size is 109μm×164μm.","PeriodicalId":344317,"journal":{"name":"2013 IEEE Biomedical Circuits and Systems Conference (BioCAS)","volume":"22 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2013-12-12","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"7","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2013 IEEE Biomedical Circuits and Systems Conference (BioCAS)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/BioCAS.2013.6679702","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 7

Abstract

Since the new generation of ultrasound imaging probes will integrate thousands of receive and transmit channels into a single probe, the power, noise, and chip cost become the top challenges for the analog front end of ultrasound imaging probes. This paper investigates a low-power, low-noise, and low-cost single-end-ed to differential variable gain amplifier (VGA) for 2-6-MHz second harmonic imaging ultrasound probes in a 0.18μm CMOS technology. The proposed VGA has two stages. The first stage is an inverter-based voltage sampling switched-capacitor VGA (SC-VGA) with a 6b binary-weighted gain control, and the second stage is a 4b thermometer continuous-time amplifier with tunable gain that implements the single-end to differential conversion. Power consumption and noise are highly improved by adopting an inverter to replace the operational trans-conductance amplifier (OTA) that is commonly employed in traditional SC-VGAs. Flicker noise and DC offset are canceled out by using an auto-zeroing technique. While the small layout size is achieved not only by adopting a dividing capacitor which separates the 6b binary-weighted capacitor (CAP) array between the upper 3b and lower 3b to decrease the capacitance spread in the first stage, but also by employing a common-source amplifier as a single-ended to differential converter instead of the SC-amplifier to avoid the CAP arrays. The proposed VGA has a total gain range from -9dB to 22dB. The power consumption for the core analog circuitry is 140μA at 1V supply voltage. The input referred noise is 8nV/√Hz at the center frequency of 4MHz, and the second harmonic distortion (HD2) is -61dB at a 400mV peak to peak output swing with a 30MHz sampling frequency. The layout size is 109μm×164μm.
一种低功耗、低噪声、低成本的VGA,用于二次谐波成像超声探头
由于新一代超声成像探头将数千个接收和发射通道集成到单个探头中,因此功率、噪声和芯片成本成为超声成像探头模拟前端的最大挑战。本文研究了一种低功耗、低噪声、低成本的单端到差分可变增益放大器(VGA),用于0.18μm CMOS技术的2-6 mhz次谐波成像超声探头。所提出的VGA有两个阶段。第一级是一个基于逆变器的电压采样开关电容VGA (SC-VGA),具有6b二进制加权增益控制,第二级是一个4b温度计连续时间放大器,具有可调增益,实现单端到差分转换。采用逆变器取代传统SC-VGAs中常用的运算跨导放大器(OTA),大大提高了功耗和噪声。通过使用自动调零技术来消除闪烁噪声和直流偏移。采用分频电容将6b二元加权电容(CAP)阵列分隔在上3b和下3b之间,以减小第一级的电容扩散,同时采用共源放大器作为单端到差分变换器,而不是sc放大器,以避免CAP阵列,从而实现了较小的布局尺寸。所提出的VGA的总增益范围从-9dB到22dB。在1V电源电压下,核心模拟电路的功耗为140μA。在中心频率为4MHz时,输入参考噪声为8nV/√Hz,在采样频率为30MHz时,输出峰对峰摆幅为400mV时,二次谐波失真(HD2)为-61dB。布局大小为109μm×164μm。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信