Surface Passivation of Crystalline Silicon by Heat Treatment in Liquid Water and its Application to Improve the Interface Properties of Metal-Oxide-Semiconductor Structures
T. Sameshima, M. Hasumi, Y. Hirokawa, Taichi Watanabe, Maui Hino, Gen Kojitani, T. Mizuno
{"title":"Surface Passivation of Crystalline Silicon by Heat Treatment in Liquid Water and its Application to Improve the Interface Properties of Metal-Oxide-Semiconductor Structures","authors":"T. Sameshima, M. Hasumi, Y. Hirokawa, Taichi Watanabe, Maui Hino, Gen Kojitani, T. Mizuno","doi":"10.23919/AM-FPD.2018.8437410","DOIUrl":null,"url":null,"abstract":"Heat treatment in liquid water at 80°C well passivated the surfaces of 20-Ωcm p-type crystalline silicon substrate and a high photo-induced minority carrier lifetime, τ<inf>eff</inf> of 4.0×10<sup>−5</sup> s was obtained. 100-nm-thick SiO<inf>2</inf> layers were formed on the liquid water passivated surfaces at 300°C by the plasma chemical vapor deposition method to form the metal-oxide-semiconductor (MOS) structure. The MOS samples were subsequently annealed at 300°C for 1 h. The high frequency capacitance response with the bias voltage (C-V) measurement resulted in a threshold voltage, a density of interface defects, and a density of fixed charge as −0.35 V, 2.2×10<sup>11</sup> cm<sup>−2</sup>eV<sup>−1</sup>, and 1.1×10<sup>11</sup> cm<sup>−2</sup>, respectively, while they were −9.7 V, 1.4×10<sup>12</sup> cm<sup>−2</sup>eV<sup>−1</sup>, and 2.3×10<sup>12</sup> cm<sup>−2</sup> in the case of no liquid water heat treatment.","PeriodicalId":221271,"journal":{"name":"2018 25th International Workshop on Active-Matrix Flatpanel Displays and Devices (AM-FPD)","volume":"54 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2018-07-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2018 25th International Workshop on Active-Matrix Flatpanel Displays and Devices (AM-FPD)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.23919/AM-FPD.2018.8437410","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0
Abstract
Heat treatment in liquid water at 80°C well passivated the surfaces of 20-Ωcm p-type crystalline silicon substrate and a high photo-induced minority carrier lifetime, τeff of 4.0×10−5 s was obtained. 100-nm-thick SiO2 layers were formed on the liquid water passivated surfaces at 300°C by the plasma chemical vapor deposition method to form the metal-oxide-semiconductor (MOS) structure. The MOS samples were subsequently annealed at 300°C for 1 h. The high frequency capacitance response with the bias voltage (C-V) measurement resulted in a threshold voltage, a density of interface defects, and a density of fixed charge as −0.35 V, 2.2×1011 cm−2eV−1, and 1.1×1011 cm−2, respectively, while they were −9.7 V, 1.4×1012 cm−2eV−1, and 2.3×1012 cm−2 in the case of no liquid water heat treatment.